



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/963,480	09/27/2001	Kaoru Awaka	TI-33253 (032350.B345)	8718
23494	7590 10/11/2005		EXAMINER	
TEXAS INSTRUMENTS INCORPORATED			DO, CHAT C	
	5474, M/S 3999			
DALLAS, T	X 75265		ART UNIT	PAPER NUMBER
			2193	

DATE MAILED: 10/11/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
Office Action Summany	09/963,480	AWAKA ET AL.					
Office Action Summary	Examiner	Art Unit					
The MAILING DATE of this communication	Chat C. Do	2193					
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address					
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 16(a). In no event, however, may a reply be tirr ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	lely filed the mailing date of this communication. D (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 12 Ju	lv 2005 and 09 August 2005.						
	action is non-final.	•					
3) Since this application is in condition for allowan closed in accordance with the practice under E	•						
Disposition of Claims							
4) Claim(s) <u>1,3,9,10,12 and 18-20</u> is/are pending	in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1,9,10 and 18-20</u> is/are rejected.	6)⊠ Claim(s) <u>1,9,10 and 18-20</u> is/are rejected.						
7)⊠ Claim(s) <u>3 and 12</u> is/are objected to.							
8) Claim(s) are subject to restriction and/or	election requirement.						
Application Papers							
9) The specification is objected to by the Examine	•						
10)☐ The drawing(s) filed on is/are: a)☐ acce	epted or b) $\square$ objected to by the E	Examiner.					
Applicant may not request that any objection to the o	***	• •					
Replacement drawing sheet(s) including the correcting 11) The oath or declaration is objected to by the Expression 11.	• • • • • • • • • • • • • • • • • • • •						
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a)	-(d) or (f).					
a) ☐ All b) ☐ Some * c) ☐ None of:  1. ☐ Certified copies of the priority documents	have been received		-				
2. Certified copies of the priority documents		on No					
3. Copies of the certified copies of the prior	* *						
application from the International Bureau							
* See the attached detailed Office action for a list of	• • • • • • • • • • • • • • • • • • • •	d.					
Attachment(s)	. □ <b>.</b>	(DTO 440)					
1) Motice of References Cited (PTO-892)  Description Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Ll Interview Summary Paper No(s)/Mail Da						
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	5) 🔲 Notice of Informal P	atent Application (PTO-152)					
Paper No(s)/Mail Date	6)						

### **DETAILED ACTION**

- 1. This communication is responsive to Amendment filed 07/12/2005.
- 2. Claims 1, 3, 9-10, 12, and 18-20 are pending in this application. Claims 1, 10, and 19-20 are independent claims. This Office Action is made non-final after a RCE filed 08/09/2005.

## Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 4. Claims 1, 9-10, and 18-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Hansen et al. (U.S. 2003/0110197 A1).

Re claim 1, Hansen et al. disclose in Figure 2 a multiply-accumulate module (e.g. Figure 2 with 212 ACC as accumulator) comprising: a multiply-accumulate core (e.g. Figure 2), wherein multiply-accumulate core (e.g. Figure 2) comprises: a plurality of Booth encoder cells (e.g. Figure 3 and page 3 right column paragraph 0043); a plurality of Booth decoder (e.g. 201 Figure 2) cells connected to at least encoder cells (e.g. 303 in Figure 3), plurality of Booth decoder cells including at least one first Booth decoder cell and at least one of Booth decoder cell, at least one first Booth decoder cell structurally

Art Unit: 2193

the same as at least one second Booth decoder cells (e.g. page 3 right column paragraph 0042); a plurality of Wallace tree cells (e.g. paragraph 0059 and 202-211 in Figure 2) one of Booth decoder cells, connected to at least plurality of Wallace tree cells including at least one first Wallace tree cell and at least one second Wallace tree cell, at least one first Wallace tree cell structurally the same as at least one second Wallace tree cell (e.g. 204 and 207 in Figure 2); wherein multiply-accumulate module includes at least one critical path (e.g. any path in Figure 2 would be a critical path as reason under 112 rejection above), the at least one critical path being an electrical path for which an amount of time that it takes for an electrical signal travel from an input of multiply-accumulate core to an output of multiply-accumulate core is greater than or equal to a predetermined amount of time and less than a longest amount of time that it takes any other electrical signal to travel from input of multiply-accumulate core signal to travel from input of multiplyaccumulate core to output of multiply-accumulate core, wherein predetermined amount of time is less than a longest amount of time (e.g. translate into mathematical term t<sub>pre</sub> <  $t_{cri} < t_{lon}$  wherein  $t_{pre}$  is the predetermined time,  $t_{cri}$  is the critical time, and  $t_{lon}$  is the longest time; t<sub>cri</sub> is the path to generate the first output, t<sub>lon</sub> is the path to generate the last output, t<sub>pre</sub> is any arbitrary number less than t<sub>cri</sub>); wherein at least one first Wallace tree cell or at least one first Booth decoder cell are disposed on at least one critical path (e.g. the critical path running through 4-2 add in Figure 2); wherein at least one second Wallace tree cell and at least one second Booth decoder cell are not disposed on any of at least one critical path (e.g. the mux would route through at least one Wallace cell); wherein at least one first Wallace tree or at least one first Booth decoder cell comprises a

first plurality of transistors, and at least one second Wallace tree cell or at least one second Booth decoder cell comprises second plurality of transistors (e.g. inherently these Wallace cells are structured with transistors as logic gates for forming an adder as an example), a width of at least one of first plurality of transistors is greater than width of a corresponding one of second plurality transistors (e.g. it is impossible to manufacture all transistors with exact same width).

Re claim 9, Hansen et al. further disclose in Figure 2 at least one second cell is a most significant bit or a least significant bit and at least one first cell is not a most significant bit or a least significant bit (e.g. Figure 3).

Re claim 10, it is a parallel multiplier with limitations cited in claim 1. Thus, claim 10 is also rejected under the same rationale as cited in the rejection of rejected claim 1.

Re claim 18, it is a parallel multiplier with limitations cited in claim 9. Thus, claim 18 is also rejected under the same rationale as cited in the rejection of rejected claim 9.

Re claim 19, it is a method claim of claim 1. Thus, claim 19 is also rejected under the same rationale as cited in the rejection of rejected claim 1.

Re claim 20, it is a method claim of claim 10. Thus, claim 20 is also rejected under the same rationale as cited in the rejection of rejected claim 10.

Application/Control Number: 09/963,480 Page 5

Art Unit: 2193

# Allowable Subject Matter

5. Claims 3 and 12 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

## Response to Arguments

- 6. Applicant's arguments filed 07/12/2005 have been fully considered but they are not persuasive.
  - a. The applicant argues in page 10 for claims 1, 10, 19-20 that the cited reference by Hansen et al. do not disclose the amended limitations "said at least one critical path ....

    Less than said longest amount of time" as cited in the claimed invention. Further, the cited reference does not disclose "the width of at least one of first ... is greater than a width of a corresponding one of said second plurality of transistors".

The examiner respectfully submits that the rejection clearly addresses above under U.S.C. 102. To address further, the current language does not define clearly "the predetermined time" so the predetermined time can be any small arbitrary number which would meet the limitation cited in the claim. Further as clearly mentioned in the previous Office action, since the claims do not defined particularly the important of difference width of transistor nor they defined the exact relationship of the first and second plurality of transistors respectively, then if any transistor differs in width it would meet the limitation cited in the claim. Thus as reason by the examiner, it is impossible to manufacture all the transistors

Art Unit: 2193

with exact the same width, then at least one of transistors would have difference width.

b. The applicant argues in page 11 for claims 9 and 18 that the cited reference does not disclose the limitations cited in claims 9 and 18.

The examiner respectfully submits that Figure 3 discloses the limitations of claims 9 and 18 wherein limitations in these claims are very alternative. In another words, the first and second cell can be either MSB or LSB or vice versa.

#### Conclusion

- 7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
  - c. U.S. Patent No. 6,366,061 to Carley et al. disclose a multiple power supply circuit architecture.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chat C. Do whose telephone number is (571) 272-3721. The examiner can normally be reached on M => F from 7:00 AM to 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chaki Kakali can be reached on (571) 272-3719. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 09/963,480

Art Unit: 2193

Page 7

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chat C. Do Examiner Art Unit 2193

October 6, 2005

Alla